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The invention described herein was made in the per-
formance of work under a NASA contract and is subject
to the provisions of Section 305 of the National Aero-
nautics and Space Act of 1958, Public Law 85-568 (72
Stat. 435; 42 USC 2475).
This invention relates to a digital communication sys-
tem and, more particularly, to improvements in a syn-
chronized digital data communication system.
One;of the newly developed techniques used in space-
communication systems for transmitting data such as bi-
nary signals between a space vehicle and a ground station
is' the coherent phase-shift-fceying technique, hereafter
referred to as the PSK technique. Basically, it consists of
biphase mod Jlating a stbcarrier frequency by the binary
data (i.e., the zeroes and ones) and transmitting a car-
rier phase modulated by this signal to a receiver, where
coherent phase detection is employed to recover the sub-
carrier. Data detection is achieved by providing in the
receiver a demodulation reference which is in synchronism
with the unmodulated subcarrier in the transmitting sys-
tem. The output of the phase detector is passed through a
"matched filter," where the signal is integrated over a bit
period. As a result, random noise components are aver-
aged out, so that the probability of detecting the correct
data transmitted is maximized.
Although the basic concepts of the coherent PSK tech-
nique are rather simple, it should be appreciated that the
practical difficulties lie in obtaining in the receiver the
necessary demodulation reference which has the exact
phase of the unmodulated carrier, and synchronizing sig-
nals necessary to limit the integration period of the
"matched filter" to exactly a bit period, in the absence
of which the probability of correctly identifying the binary
data is greatly reduced. To derive these synchronizing
signals, a coherent PSK system generally utilizes some
pilot tone technique wherein transmitted power is di-
rected to a synchronizing tone or code. The codes gen-
erally possess special correlation properties through which
synchronization may be uniquely and readily obtained.
One code which has particularly advantageous correla-
tion properties for synchronization purposes is a pseudo-
random binary sequence, commonly called a pseudonoise
(PN) code.
The use of this code to produce synchronizing signals in
a communication system using coherent PSK techniques
has been described in several publications including an
article by Benn D. Martin, entitled, 'The Mariner Plan-
etary Communication System Design," published in 1961
by North-Holland Publishing Company, Amsterdam,
Holland, as part of the Proceedings of the Second Inter-
national Space and Science Symposium held in Florence,
Italy, Apr. 10-14, 1961. Another publication is a Jet
Propulsion Laboratory (Pasadena, Calif.), Technical Re-
'port No. 32-314. entitled, "Command Techniques for the
Remote Control of Interplanetary Spacecraft," by J. C.
Springett. published Aug. 1, 1962. A third publication is
another Jet Propulsion Laboratory Technical Report 32-
495, entitled, 'Telemetry and Command Techniques for
Planetary Spacecraft," by J. C. Springett, published Jan.
15. 1965.
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As is appreciated, by those familiar with the art, in light
of the aforementioned references, the correlation charac-
teristics of the PN code are used in conjunction with a
phase lock loop arrangement to synchronize the clocking
of a PN generator in the ground receiver with the clock-
ing of a PN generator in a space vehicle. Once synchro-
nization is accomplished, synchronizing signals are de-
coded from the PN generator at the receiver in order to
detect the binary data transmitted in the form of a bi-
phased modulated carrier. Basically, synchronization is
rccomplished by cross correlating a PN code received
i'rom the spacecraft with a PN code produced by the PN
'.•enerator in the receiver to produce an error voltage which
:s then used to control a voltage controlled oscillator
(VCO) in the phase lock loop arrangement. However,
in order for the prior art systems to operate properly, it
is necessary for a highly trained operator to manually ad-
just the VCO of the phase locked loop until the degree of
cross correlation between the two PN codes is high enough
to enable the phase lock loop to synchronize the clocking
of the ground PN generator with that in the space vehicle.
In addition, the continuous adjustments made by the op-
erator are very time consuming requiring up to several
hours before synchronization of the clocking of the two
PN generators is accomplished. Thus, the need of a trained
operator and the length of time required for synchroniz-
ing prior art systems has been found to be most disad-
vantageous.
Accordingly, it is an object of the present invention to
provide a novel system which overcomes the disadvan-
tages of the prior art.
Another object of the invention is the provision of a
novel system for automatically synchronizing the clock-
ing of a pair of code generators.
A further object is to provide a system for automati-
cally synchronizing a PN generator at a receiver with a
PN generator in a space vehicle in order to produce
necessary synchronizing signals for data detection.
These and other objects of the invention are achieved
by providing a system in which the carrier which has been
phase modulated is utilized in a quadratic detector to
produce a clock frequency which is the same as the basic
frequency from which the data carrier and the PN code
clock in the space vehicle were derived. The clock fre-
quency, which is related to the PN code generator clock
in the space vehicle but of ambiguous phase, is used to
clock the PN generator in the receiver. The two PN
codes from the generators in the vehicle and the receiver
are correlated to produce an error signal which is used
to control the digital retard or advance of the clock phase
of the local PN generator in the receiver until a maximum
is detected. Such a maximum indicates that the two gen-
erators are clocked in synchronism, so that synchroniz-
ing pulses can be derived from the PN generator at the
receiver to decode the binary data transmitted on the
data carrier.
The novel features that are considered characteristic of
this invention are set forth with particularity in the ap-
pended claims. The invention itself both as to its organi-
zation and method of operation, as well as additional'
objects and advantages thereof, will best be understood
from the following description when read in connection
with the accompanying drawings, in which:
FIGURE 1 is a block diagram of a detection system
used in the prior art;
FIGURE 2 is a block diagram of the detection system
of the present invention;
FIGURES 3(a) through 3(g) ate waveform diagrams
useful in explaining the input signals to the detection sys-
tem of the present invention;
FIGURES 4(a) and 4(6) are diagrams of correlation
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functions of a binary pseudonoise code and a function
PN©2/8 respectively;
FIGURES 5(a) through 5(d) are waveform diagrams
useful in explaining the operation of a data channel shown
in FIGURE 2;
FIGURE 6 is a simplified block diagram of a step-by
logic unit shown in FIGURE 2; and
FIGURE 7 is a block diagram of a transmitting system
for providing the input signals to the detection system of
the present invention.
For a better understanding of the present invention, ref-
erence, is first made to FIGURE 1 which is a simplified
block diagram of a system for detecting received binary
data by using a PN generator to provide synchronizing
signals. The arrangement of FIGURE 1 is similar to the 15
detection system shown on page 20 of Jet Propulsion
Laboratory Technical Report No. 32-495 herebefore re-
ferred to. It is assumed that the input signals comprise a
first subcarrier 4/8 which is phase modulated by the bina.-y
data transmitted from a space vehicle and a second su >-
carrier 2/3 which is code modulated by a PN code from
a PN generator in the vehicle. The two signals are des-
ignated as DATA©4/S and PN©2/8, where the symbol
© indicates that each input signal comprises modulo-2
is also provided with the PN code from generator 52 .
to supply the PNffi/8 signal to detector 32.
Synchronism between the two PN codes is accom-
plished by an operator manually adjusting the VCO 44
5 so that a frequency difference A/ is introduced between
the 4/8 of the VCO and that of the received data subcar-
rier 4/5. Consequently, the two codes drift in time relative
to one another until the two codes are sufficiently aligned
so that the cross correlation is nonzero whereupon the
phase locked loop will lock-in and maintain the PN
generator in the space vehicle. However this can only be
accomplished by a trained operator who must adjust the
frequency difference A/ and watch the performance of
the system until phase lock is attained.
Reference is now made to FIGURE 2 which is a sim-
plified block diagram of the detection system of the
present invention in which synchronization is automati-
cally accomplished in a novel manner as hereafter de-
scribed. The detection system is assumed to receive two
input signals which, as in the prior art, comprise a data
input signal DATA©4/8 added to a sync input signal
PN©2/,. The manner in which these signals are derived
in a space vehicle is best explained in conjunction with
FIGURES 3(a) through 3(g) and FIGURE 7 which is a
20
addition (or addition in a half adder) of two components, 25 block diagram of a transmitting system related thereto,
such as data and 4/s frequency. Hereafter, the DATA©4/8 FIGURE 3(o) represents an 8/s clock signal which is
available in the vehicle from a source 11 (FIGURE 7).
The 8/s signal is divided into a 4/8 clock signal [FIG-
URE 3(b) \ by a divider 13 and a 2/s signal [FIGURE
signal will be referred to as the data input signal and the
PN©2/5 signal as the sync input signal.
The detection system at the receiver includes a data
channel 10 and a sync channel 20 which are both sup- 30 3(e)] by a divider 15. The 4/8 signal is combined with
plied with the two input signals. The data channel 10 a binary data signal [FIGURE 3(c)] from a data source
17 in a half adder 19, to produce the signal DATA©4/8[FIGURE 3(</)] which can also be designated as ±4/8.
It is assumed that the 4/8 in phase represents a "1" and
35
comprises a band pass filter 12 centered at the 4/, fre-
quency. The function of the filter 12 is to separate the data
input signal from the sync input signal. The output of
filter 12 is supplied to a phase detector 14 wherein the
data input signal is coherently demodulated and passed
therefrom to a matched filter 16. The matched filter,
which is basically an integrator with a sample and dis-
charge configuration, is extensively described in the ref-
the 4/. ^180" (out of phase) is a "0." Similarly, a
PN code [FIGURE 3(/)l from a PN generator 21 is
combined in a half adder 23 to produce the signal
PN©2/. shown in FIGURE 30?).
The two input signals which are summed up in a
erences herebefore and hereafter referred to. Its output 40 summer 25 are transmitted to the detection system in the
is supplied to a level detector 18, the output of which receiver which includes a data channel 10 (FIGURE 2),
" - -- - - - similar to that hereinbefore described in conjunction with
prior art, with like elements being designated by like
numerals. However, whereas in the prior art system, the
45 4/8 data subcarrier has been used only to derive the data
therefrom, in the present invention, the data input signal
(DATA©4/8=±4/,), after being filtered in the band
pass filter 12, centered at 4/8 (to filter out the sync input
signal PN©2/,) is used to drive a square law detector
50 62 of a clock reconstructing stage 60. The input signal
±4/8 (assuming 4/8 is a cosine function) is squared in
detector 62 to provide an output which is 8f, £90°
plus a DC component (± cos 2jr-4/sr)2=Vi sin
2ir-8/.f-f'/i.
The output of the square law detector 62 passes through
a band pass filter 64 (centered at 8/s). The resulting
8/, sine wave which may be limited by a limiter (not
shown) to reduce the dynamic range, is applied to a
phase locked loop 60.r which comprises a phase detector
cross correlation between PN©2/S from the space vehicle 60 **, a loop filter 67, and a VCO set initially at 8/s. The
and PN©/8 from the stage 50, and can be represented as operation of the phase locked loop has herebefore been
fs at 90° or /s /90° when the two PN codes are aligned, mentioned and is extensively described in the literature,
i.e.. the two PN generators are synchronized. This signal including a description starting on page 13 of the Jet
is then filtered in a band pass filter 34 centered at /s. Propulsion Laboratory Technical Report No. 32-495.
Therefrom, the signal (/„ ^90°) is supplied to a second 65 Another reference for the theory and operation of phase
phase detector 36 which is also provided with a signal /, locked loops is a paper by L. Jaffe and E. Rechtin,
from the phase locked loop stage 40. entitled "Design and Performance of Phase-Lock Circuits
The output signal which represents an error signal or Capable of Near-Optimum Performance Over a Wide
lack of alignment between the two PN codes is supplied Range of Input Signal and Noise Levels," IRE Transac-
to the phase locked loop stage 40 which includes a loop 70 tio"s on Information Theory, PGIT, volume IT-1, No.
represents the desired binary data. A limiter and a second
band pass filter centered at 4/s may be interposed between
filter 12 and detector 14 in order to limit the dynamic
range of the detector 14.
As is appreciated by those familiar in the art, for
proper coherent demodulation it is necessary to provide
detector 14 with a 4/8 signal which is in phase with the
data subcarrier 4/8. In addition, the matched filter 16 must
be actuated by a synchronizing pulse, hereafter referred
to as bit sync, which is related to a bit sync used in the
space vehicle to synchronize the data transmitted. These
synchronizing signals are provided in the detection system
by the sync channel 20 which includes a correlating stage
30, a phase locked loop 40 and a PN generating stage 55
50. The correlating stage 30 includes a phase detector 32
to which the two input signals DATA©4/8 and PN©2/8
are supplied as well as a signal PN©/8 provided from
stage 50. The output of the phase detector is then the
filter 42. a voltage controlled oscillator 44 and frequency
dividers 46. The dividers 46 are connected to a PN gen-
erator 52 to supply it with a 2/8 clock signal when the
VCO is set at 4/s. Also the dividers 46 provide the /„
clock signal to detector 36 and to a half adder 54 which 7.1
March 1955.
It should be appreciated by those familiar with the ,
art, that the output of VCO 68 is an 8/8 signal which has >
the same frequency and phase (modulo 2ir) as the 8/s
clock signal in the spacecraft [see FIGURE 3(a)]. Thus,
3,402,265
cthe original clock signal, used to produce the 4/s and
2/j clock signals which were then modulated by the
data and PN code respectively, is available on the ground.
The 8/8 output of the VCO 68 as will be explained here-
after is used as the basic clock signal for deriving the 5
necessary synchronizing signals.
As seen from FIGURE 2, the detection system in-
cludes, in addition to the data channel 10 and clock
reconstructing stage 60, a novel sync channel 80 having
a phase detector 82 to which the input signal
 10
(DAT/t®4fs+PK@2fs)
is applied. In addition, a PN©4/S clock signal is supplied
to the detector 82 from a half adder 86. The operation
of the detector 82 may be described mathematically by 15
the expression, PN©4/5ffi{/>N©2/8+£M7V4©4/s}, which
equals PN@PNe4fs®2fi+PNeDATA®4fs®4f,. The
last two terms may also be expressed as PN©PN©2/S
^90 and PNffiDATA. Thus, it may be stated that the
output of the phase detector 82 is 2/s /90 of maximum 20
amplitude when the incoming and local PN codes are
;
 aligned or in synchronism. In addition, the output of
the detector includes a term PN©DATA which repre-
sents interference • between the data and synchronizing
the autocorrelation drops to a value of + 'A and at all
other values of r it is zero. FIGURE 4(f t) is a diagram
of the autocorrelation function of PN©2/8.
From the foregoing description, it should be appreci-
ated that the output of the phase detector 88 exceeds an
autocorrelation value of +V4 only if the two PN codes
are aligned or synchronized. Thus, the output of the de-
tector 88 is an indication of the synchronization of the
two PN codes. This output is applied to a matched filter
94, or reset integrator, which is reset by a word sync
clock signal produced at the end of each code period
from a PN generator 96. The filter is biased such that
a positive output exists only at the maximum
[i.e.,/?(T) = I]
in the autocorrelation between the received and the PN
codes. The output of the reset integrator is applied to a
level detector 98 which in turn steers (sets) a flip-flop
(FF) 102 which supplies an in-lock signal to a step-by
logic unit 104 when the integrator output is positive, i.e.,
when the two codes are synchronized.
From the foregoing description of FIGURES 3(a),
3(e), 3(/), and 3(g), it should be recalled that, in the
space vehicle, an 8/8 clock signal is divided down to a(or PN) channels. By mathematical analysis, it can be
 25 2/s signal [FIGURE 3(?)] which is then used to clock
shown that the power spectrum of the PN©DATA sig- the PN generator therein. Thus each 8/s cycle represents
one-quarter code bit. In the detection system on the
ground, the 8/8 clock signal produced by the VCO 68(FIGURE 2) is divided down by serially connected fre-
dynamic range, and is then multiplied in a phase detector
88 by a local clock signal 2/, Z90 provided from a con-
verter or phase shifter 92.
nal has a null at the 2/s frequency. Thus, the output of
phase detector 82 is filtered in a band pass filter 84
(centered at 2/E) in order to remove the interference
signal PNffiDATA. The output of the filter 84 nuy be 30 quency dividers 106 and 108, having outputs of 4fa and
.limited by a liimter (not shown) in order to linui the 2/s, respectively. The output of divider 108 is used to
clock the PN generator 96 at a frequency of 2/s, i.e.,
one 2/s cycle per bit.
The PN generator 96 provides bit sync pulses to the
;
 Considering the two signals PN©4/S and 2/s ^90 with 37, matched filter 16 as herebefore described. The generator
which the sync input signal is multiplied (in detectors also provides a word sync clock signal to the matched
82 and 88), the two signals can be expressed as filter 9* which integrates, during each complete code
p\ia A f & i t on—pvm?/ period, the output of detector 88, i:e., the signal rep-/WS4/5ffiZ/s </9U—/'yvffiZ/,, resenting the correlation between, the two PN codes. If
which is the same as the sync input signal. Thus, it is 40 the two codes are not aligned, i.e., 'A^r^L—V*, then
seen that the output of detector 88 is the autocorrelation the output of the filter will not cause FF 102 to provide
function of PN02/S, which is analogous to the auto- the logic unit 104 with an in-lock signal. Unit 104 is
correlation function of a PN code. designed to supply frequency divider 106 with a pulse in
• Reference is now made to FIGURE 4(a) which is the absence of an in-lock signal from FF 102. This pulse
an autocorrelation function of a PN code. Autocorrela- 4-, steps the PN generator by V4 code bit.
tion is the measure of the similarity between a code and In the absence of correlation at the end of each code
any cyclic permutation of the same code, and can be
defined as
/?(r)=Average {PN®PN(r)}/L
where r is the measure of cyclic permutation, L is the
length of the code, and the symbol © denotes the
modulo-2 sum. Obviously, R ( r ) = l only when r=0 since
no cyclic permutation of the PN code can be in perfect
agreement with the code. For all other r, the autocorrela-
tion function may take the form,
" (Number of "O's"—number of "1's")
(Number of "O's"-(-number of "1's")
for PN©PN(T). the number of 1's in a PN code is
2N/2 and the number of O's is (2N—2)/2. Since
PNffiPN(i-) equals PN(r ' ) (that is to say the modulo-2
sum of the PN code and any specified cyclic permutation
of the code provides a cyclic permutation which is not the
specified cyclic permutation) and inasmuch as the code
possesses the cycle and add property, it can be concluded
that,
.' . /?(r') = [2N-2)/2-2N/2]/L=-l/£.
Thus, the autocorrelation for the PN code is -f 1 for
r=0, and — l/L for all other l^r^L—1. For the code
PN©2/s, however, the autocorrelation at r=0 is +1. At
Vi=r=L— */i the autocorrelation is — !/i. At
i/i=T=Z.-l4
period, the PN generator 96 is stepped by one-quarter
code bit with respect to the PN generator in the space
vehicle. The stepping of the generator 96 by one-quarter
-,, code bit per code period is continued until the two codes
are aligned, at which time an in-lock signal is provided
by FF 102 so that the logic unit does not supply addi-
tional pulses to divider 106. Thereafter, only the 8/s sig-
nal from VCO 68 is used to clock the generator 96.
r)3 Recalling that the 8/s from VCO 68 is in sync with the
8/3 [FIGURE 3(a)] clocking signal in the space vehicle,
the two PN generators and the codes thereof will remain
synchronized for the rest of the operation.
In one actual reduction to practice, a PN generator of
fio 63 bits was used. Each data bit required 18 cycles of
4/3 as shown by reference numerals 201 through 218 in
FIGURE 3(/>). One PN bit was generated per one
2/s cycle as shown by cycle 221 [FIGURE 3(e)] with
respect to the "0" PN bit 222 [FIGURE 3(/)]. Nine
0- PN bits represented one data bit. Since there were 63
PN bits per code period, one code period represented 7
data bit periods or one word period, each' comprising of
7 data bits. The bit sync signals from generator 96 were
produced after each 9th PN bit and the word sync was
70 produced at the end of each code period (63 PN bit
periods). Synchronization was accomplished by sensing
the lack of correlation between the two codes, during
each code period and producing a pulse in logic unit 104
which is analogous to one 8/s cycle to step divider 106
75 in order to step the PN generator 96 by one-quarter PN
3,402,265
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bit. Since the PN generator has 63 bits, it is appreciated
that under the worst out of correlation condition, 251
code periods (63x4—1=251) may elapse before syn-
chronization is accomplished. However, at the frequency
gether with a phase locked loop (60:t) provides the 8/,
clock. Since both PN generators which are to be synchro-
nized are clocked by a 2/, clock (derived from the 8/3
clock), the phase ambiguity has been solved by auto-
rates of the 8/s clock signals used in the reduction to prac- 5 matically advancing or retarding the ground PN genera-
tice, the time required for synchronization was very short.
Once synchronization is achieved, the matched filter
16 (FIGURE 2) is provided with synchronized bit sync
pulses so that the filter may be properly reset at the end
of each bit period to detect the transmitted data. For a
better understanding of the significance of resetting the
filter at the end of each bit period, reference is made to
FIGURE 5(a) which is identical with FIGURE 3(</),
representing the data input signal DATA©4/3. FIGURE
5(M represents the output of band pass filter 12. FIG-
URE 5(c) represents the output of the detector 14 and
FIGURE 5(d) represents the output of the matched filter
reset at times tn and tn+\, which occur at exactly the
end of bit periods. It is the output level of the filter that
tor. testing for sync at each end code period, until sync
(indicated by the maximum in the autocorrelation of a
local replica code with the received sync input signal) is
detected.
j0 The correlation process between the received and local
synchronizing code has been mechanized so that channel
interaction effects are minimized. For example, band pass
filter 84 is centered at 2/s at which the power spectrum
of DATA0PN interference signal has a null, so that the
t5 interference is filtered out. The band pass filter 84 (at
2/8) is similarly effective in filtering the DATA04f8 sig-
nal which also has a null at the same (2/s) frequency.
Similarly, the band pass filter 12 is centered at 4/8 to
filter out the sync input signal PN©2/8 which has a power
deemed to fall within the scope of the invention as
claimed in the appended claims.
What is claimed is :
30
is used to determine whether the transmitted data is a
 2o spectrum with a null at 4/8.
binary one (output of filter is positive) or a binary zero Accordingly, there has been shown and described here-
Output of filter is negative). It should be appreciated inhefore a novel synchronized digital communication sys-
that had the bit sync pulses been supplied at erroneous tern. It should be appreciated that those familiar with the
times, such as /« and f x +1 occurring at mid-bit periods, art may make modifications in the arrangements as shown
the integrated output of filter 16 would be of a value
 25 without departing from the true spirit of the invention,
which would produce ambiguous output data. Therefore, all such modifications and equivalents are
As seen from FIGURE 2, stage 80 includes the step-
by logic unit 104, the function of which is to step the
generator 96 at a rate of one-quarted code bit until syn-
chronization of the two PN generators is accomplished.
The logic unit may comprise a single inverter stage,
so that a pulse is supplied to divider 106 only in the ab-
sence of a lock-in pulse from FF 102. The unit may also
include circuitry which enhances the probability of keep-
ing the generator 96 in sync with the PN generator in the 35
space vehicle, once synchronization or in-lock has been
attained. Basically, the unit may include a counter which
functions as a flywheel, inhibiting the stepping of the 1'N
generator 96 (by pulses supplied to divider 106) until a
selected number of out-of-lock decisions occur consecu- 4<»
lively. In other words, only if in-lock signals from FF
102 are not supplied during several consecutive code
periods, indicating lack of correlation during the consec-
utive periods, does unit 104 provide a step-by pulse.
However, if an in-lock signal is supplied indicating that
 4-,
the two generators are in synch, the flywheel counter is
reset and the stepping of the PN generator 96 is inhibited.
FIGURE 6 represents a simplified block diagram of
the step-by logic unit 104 utilizing a flywheel type counter,
function of which has herebefore been described. The go
unit 104 includes a counter 104* which is supplied with
signals from the FF 102 through an inverter 104y. The
counter has a predetermined maximum count, which when
reached, supplies a pulse to divider 106 in order to ad-
vance the code from generator 96 (FIGURE 2) by one-
quarter PN bit. Each pulse from FF 102 (when sup'-
plied) resets counter 104*. Thus, as long as correlation
between the two codes is present, an in-lock pulse from
FF 102 resets counter 104*. However, if the two codes are
not synchronized, the absence of a pulse from 102 causes go to said second clock signal,
inverter 104y to step counter 104* so that when its maxi- 4. in a digital data communication system wherein
1. In a digital data communication system a detection
stage for receiving a first clock signal modulated by binary
data and a second clock signal modulated by a first cyclic
code from a first cyclic code generator to detect said
binary data comprising:
clock signal reconstructing means responsive to said
modulated first clock signal for providing a third un-
modulated clock signal which is related to said first
and second clock signals;
a second cyclic code generator;
first means responsive to said third unmodulated clock
signal for causing the second cyclic code generator to
provide a second cyclic code; and
second means responsive to said first means and said
second cyclic code for synchronizing said first and
second cyclic codes by autocorrelating said second
clock signal modulated by said first cyclic code.
2. The apparatus of claim 1 wherein said first and
second cyclic code generators are pseudonoise code gen-
erators cyclically generating a multibit binary code.
3. The apparatus of claim 2 wherein the frequency
of said first clock signal is twice the frequency of said
second clock signal and the frequency of said third clock
signal is twice the frequency of said first clock signal, said
clock reconstructing means including square law detection
55 means for squaring said first clock signal modulated by
said data and A phase lock loop, to produce said third
clock signal, said first means including frequency divid-
ing means for producing from said third clock signal a
fourth clock signal having a frequency substantially equal
mum count is reached, a pulse is supplied to divider 106.
Thus, a number (equal to the counter's maximum count)
of consecutive lack of correlation periods must occur be-
fore a step-by pulse is provided by unit 104.
From the foregoing description, it should thus be appre-
ciated that unlike prior art systems using coherent PSK
techniques with PN code synchronization which require
manual supervision, the present invention provides a sys-
tem which is completely automatic. The system incorpo-
rates a clock reconstructing stage (60 in FIGURE 2) to
produce an unmodulated clock 8/8 which has the same
phase (±2ir) and frequency as the 8/B clock in the space
vehicle. This is accomplished by using a square law detec-
tor (62) which eliminates the data component and to- 7.1
binary data is transmitted to a receiving system as a first
clock signal modulated by said transmitted binary data and
a second clock signal modulated by a first cyclic multibit
05 binary code from a first cyclic multibit binary code gen-
erator in a transmitting system which further includes a
fundamental clock signal source providing a first funda-
mental clock signal from which said first and second
clock signals are derived, a detection system comprising:
fundamental clock reconstructing means responsive
to said modulated first and second clock signals for
producing a second fundamental clock signal in
phase and of equal frequency with said first funda-
mental clock signal;
means responsive to said second fundamental clock
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control oscillator responsive to said 8/s output signal for
producing said second 8/s clock signals in phase with
said first 8/5 clock signals in said transmitting stage.
10. The system of claim 9 wherein said frequency di-
viding means include means for producing fourth signals
of 4/s frequency in response to said second 8/a clock sig-
nal and said means for autocorrelating including
half adding means responsive to said second PN2
pseudonoise code and said fourth 4/8 signals for
providing a second code modulated signal PN2©4/5;
means for providing 2/s /90 signals which are 90°
out of phase with respect to said third 2/, signals
and phase detecting means responsive to said second
code modulated signal PN2ffi4/s, said 2/s /90 signals
and said code modulated signal PNi©2/s for pro-
ducing said correlation signal.
11. The system of claim 10 wherein said logic control
means include resettable counting means for controlling
the synchronizing of said second pseudonoise code gen-
signal for providing a third clock signal of a fre-
quency equal to the frequency of said second clock
signal; ' ;
a second cyclic multibit binary code generator respon-
. sive-to said third clock signal for generating a sec-
ond cyclic multibit binary code;
means for correlating said first and second cyclic multi-
bit binary codes and producing a signal indicative
of the degree of synchronization of said first and
second cyclic multibit binary code generators; and
means for energizing said second generator with said
signal and synchronizing said second generator with
said first cyclic multibit binary code generator.
5. The apparatus of claim 4 wherein said first and
second cyclic code generators are pseudonoise code gen-
erators cyclically generating said first and second multibit
binary codes in response to said second and third clock
signals respectively.
6, The apparatus of claim 5 wherein said fundamental
clock reconstructing means include first detecting nieans 20 erator only after a predetermined number of consecutive
for providing a clock signal having a frequency sub- correlation signals indicative of lack of synchronization
between the two generators are received.
12. The system of claim 10 further including data
detection means responsive to said data modulated signal
25 DATA©4/, and synchronizing signals from said fourth
4/, signals produced by said frequency dividing means
and bit synchronizing signals from said second pseu-
donoise code generator for demodulating said
DATA©4/,
signals to detect the data bits therein.
13. The system of claim 10 wherein each of said
pseudonoise codes comprises yx/2 code bits, y being
equal to the number of data bits per data word, x repre-
35 senting the number of cycles of 4/s signals per data bit,
whereby said second pseudonoise code generator provides
y bit synchronizing signals during each code period.
14. The system of claim 13 wherein y=7 and *=18
whereby the pseudonoise code length is 63, with nine
and second signals of a 2/s frequency, a first pseudonoise 40 code bits being generated for each data bit.
code generator for cyclically generating a first pseudo- 15. In a digital data communication system including
a source for serially providing data bits, each group of Y
bits comprising a data word;
a source of first clock signals of a frequency 8/s;
nieans for deriving second clock signals of a frequency
4/s and third clock signals of a frequency 2/s from
said first clock signals;
means for modulating said second clock signals with
data bits from said source whereby the phase of each
x of said second clock signals is controlled as a func-
tion of a data bit to provide a data modulated signal
definable by the expression DATA©4/8, where ©
represent a half addition function;
a first pseudonoise code generator for cyclically gen-
erating in response to said third clock signals a first
multibit binary code of Z code bits, Z being equal
stamialty equal to said first fundamental clock signal and
a phase lock loop responsive to said latter-mentioned
clock signal for producing said second fundamental clock
signal.
7. The apparatus of claim 5 wherein each of said first
and second fundamental clock signals equals 8/s, said
first clock signal equals 4/s. said second clock signal
equals 2/s, said third clock signal equals 2/8 said first
clock signal modulated by said binary data equals
DATA®4/S, and said second clock signal modulated by
said first cyclic binary code equals PN©2/5, where PN
represents said first pseudonoise generator, © represents
modulo-2 addition and /, represents a predetermined fre-
quency.
8. A digital data communication system including a
transmitting stage comprising a source of first clock sig-
nals of a frequency 8/s, means responsive to said 8/s
clock signals for providing first signals of 4/8 frequency
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noise code in response to said second signal, a source of
data bits, and means including half adding means modu-
lating said first 4/s signal with said data bits and provid-
ing a data modulated signal DATA©4/8, and for modu- 45
lating said second 2/5 signal with said first pseudonoise
code and providing a code modulated signal PN©2/,,
where PN represents said first pseudonoise code and ©
represents half adding function, said digital data com-
munication system further including a detecting means of
a, receiving stage comprising:
clock reconstructing means responsive to said data
modulated signal DATA©4/, for providing second
clock sighals of a frequency 8/B, in phase with said
first 8/s clock signals; 55
,• a second pseudonoise code generator substantially
identical with said first generator;
frequency dividing means responsive to said second
8/,; clock signals for energizing said second code
generator with third signals of a 2/, pseudonoise 60
. code PN2;
means for autocorrelating said first pseudonoise PNt
code with said second pseudonoise PN3 code and
providing a correlation signal indicative of the syn-
chronization of said first and second pseudonoise 05
, code generators; and
logic control means responsive to said correlation sig-
nal for synchronizing said second pseudonoise code
• generator with said first pseudonoise code generator.
; 9. The system of claim 8 wherein said clock recon- 70
strutting means comprise square law detecting means for
removing the data in said data modulated signal
DATAffi4/s and squaring the 4/s component thereof to
provide an output signal of an 8/t frequency and a phase
lock loop including phase detecting means and a voltage 75
to YX/2;
means for modulating said third clock signals with
said multibit binary code and providing a code
modulated signal definable by the expression
PN,ffi2/s
where PN! represent the code of said first generator,
the phase of each of said third clock signals being
controlled as a function of another code bit;
means for receiving said data and code modulated
signals and separating said data modulated signal
from said code modulated signal;
square law detecting means responsive to said data
modulated signal for providing fourth unmodulated
clock signals of said frequency 8/t;
phase lock loop responsive to said fourth unmodulated
clock signals for providing fifth unmodulated clock
signals of said frequency 8/s, said first and fifth clock
signals being in phase;
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means dividing said fifth clock signals for providing
sixth clock signals of a frequency 4/, and seventh
clock signals of a frequency 2/,;
a second pseudonoise code generator for cyclically
generating in response to said seventh clock signals
'a second rhultibit code of Z code bits represented
by PN?;
half adding means for modulating said second multi-
bit code PNj with said sixth clock signals and pro-
viding a second code modulated signal PNj©4/8;
means for providing eighth clock signals represented
by 2/j ^90 which are 90° out of phase with said
seventh clock signals;
correlating means for correlating said code modulated
signal PNi®2/s with said second code modulated
signal PN2©4/S and said eighth clock signals and
determining the degree of correlation between said
first and second codes by providing correlation sig-
nals related thereto;
.synchronizing means for utilizing said correlation sig-
nals to synchronize said first and second pseudonoise
code generators; and
means utilizing Y bit synchronizing signals from said
10
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second code generator during each code period for
. demodulating said data modulated signal to detect
Y data bits therein.
16. The system as recited in claim IS wherein said
correlating means further include resetting integrator
means and means for resetting said integrator means
with an end of code period signal from said second code
generator.
17. The system of claim 16 wherein said synchronizing
means include counting means for shifting the code of
said second generator with respect to the code of said
first generator only after being energized by a consecu-
tive series of correlation signals indicative of lack of
correlation between said first and second codes.
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